Introduction
Recently, a low cost and multiple rewritable embedded non-volatile memory (NVM) is required in system-on-chip (SoC) and microcontroller unit (MCU) for the code storage [1] . For embedded flash memories, various cell structures have been used [2] [3] [4] [5] . These conventional embedded NVMs require additional masks or process steps, which increases the manufacturing costs and decreases its yield. To solve the high cost problems, the NVM fabricated with the standard CMOS logic process are proposed [6, 7] . However, since they use the gate floating poly as a storage node, the cell size is more than 10 times larger than the smallest single transistor. To overcome these problems, this paper proposes the zero additional cost, local charge trap, embedded flash memory with drain-side forward-bias assisted erase.
Read, Program and Erase Characteristics
The basic memory characteristics of the proposed memory are experimentally demonstrated with the 65nm triple-well standard CMOS logic technology. The memory cell is a single logic nMOS transistor with minimum channel length and width realizing the 8F 2 cell size of 0.0288μm 2 . No additional process or mask is required. The program and erase operation are described in Figs. 1(a), (b) and Table  1 . During the program, electrons are injected to the gate oxide at the drain-edge with the hot electron injection [8] (Fig. 1(a) ). At erase, electrons are ejected by applying positive voltage to the P-well and Nwell ( Fig. 1(b) ). The erase operation is discussed later in detail. Figs. 2-4 show the measured program/erase characteristics. A 0.4V V TH window is repeatedly obtained for each program/erase (P/E) cycle in Fig. 2 . The read is performed in the opposite source/drain direction to the program (reverse S/D read), which shows larger V TH shift because electrons are close to the source-edge (Fig. 3) [4, 8] . Program time is less than a second for 0.4V V TH shift with the proposed program voltage condition (Fig. 4) .
The proposed cell is scalable because it is the CMOS transistor with minimum channel length and width. Measured S-factor of 100-200mV/decade is about half of the conventional embedded flash memory with floating gate (Fig. 9) . The suppressed short channel effects enable the continuous cell scaling down to the minimum feature size.
The key technology of the proposed cell is the unique forward-bias assisted erase. Fig. 5 compares three erase schemes. Figs. 6(a) and 6(b) show the measured erase characteristics. In three erase schemes, V G is 0V and the P-well voltage, V PW , is 3.3V. With no assist ( Fig. 5(a) ), both the source and the drain are Hi-Z. In the source-side assist (Fig. 5(b) ), the source is 0V and the forward diode current (~100μA/cell) flows. However, electrons are not ejected from the gate oxide and the V TH does not decrease by these schemes as shown in Fig. 6(a) . In the proposed drain-side assist (Fig. 5(c) ), the drain is 0V and the forward diode current flows between the P-well and the drain. As shown in Fig.  6 (b), with the drain-side assist, the V TH decreases and the erase is successfully realized. Since there is no over-erase in Fig. 6 (b), the erase is the electron ejection from the gate oxide rather than the hole injection into the gate oxide. The erase speed strongly depends on V PW , and it is higher than the program speed ( Fig. 4 and Fig. 6(b) ).
Reliability Characteristics
Further measurements are performed to examine the proposed memory cell's reliability. Figs. 7-9 show the measured endurance characteristics. 100 P/E cycles are experimentally performed, which is sufficient for embedded NVM application. As shown in Fig. 7 , over 10 I D ratio of erased (low V TH ) and programmed (high V TH ) states is realized even after 100 P/E cycles. This result corresponds to V TH window of more than 0.1V as shown in Fig. 8 . Figs. 10 and 11 show the measured V TH shifts of the programmed state and erased state during the data retention at 85degC after 1, 10 and 100 P/E cycles. The V TH shifts are suppressed to less than 25mV in 10 years and do not depend on P/E cycles. Thus, for both programmed and erased states, the 10-year data retention is experimentally demonstrated.
A cell array architecture for the proposed memory cell is introduced and its disturb characteristics are also measured. The proposed cell array architecture is shown in Fig. 12 . 16 memory cells are connected to the bit-lines, BL and BLB, through the select transistors, SG and SGB, constructing a single block. Thick oxide transistors are used for select transistors to transfer the program voltage. Figs. 13 and 14 describe the read and program operations, respectively. The current direction in the read is opposite to that in the program. As shown in Fig.  15 , unselected memory cells are disconnected from bit-lines by turning-off the select transistors during the erase to avoid excessive forward diode current from the P-well to the drain. Current limiting circuit is also added to limit the forward diode current. Although the forward diode current flows during the erase, the erase current is only 1.6mA to erase one block, which is below one tenth of the conventional embedded flash memory. Fig. 16 shows the measured read disturb characteristics of the programmed and the erased states. The V TH shift of the erased state is almost zero with a 1000sec stress. Fig. 17(a) shows the measured program disturb of the erased state and erase disturb of the programmed state. Fig. 17(b) shows the disturb modes. Two disturb modes, the drain disturb and the gate disturb exists in the program disturb as shown in Fig. 14 and Fig. 17(b) . The V TH shift caused by the both program disturbs for 300sec are lower than 12mV. Assuming 16cells/block and 1sec for program time, maximum program disturb time is 16sec, which is well below 300sec. The erase disturb occurs to unselected blocks. The V TH shift due to the 3000sec erase disturb is ±10mV which is 5% of the V TH window.
Conclusion
The completely CMOS compatible embedded flash memory using minimum channel length and width single transistor is proposed for the code-storage of SoC and MCU. Table 2 summarizes the key features of the proposed cell. In the program, hot electrons are injected to the drain edge. A unique drain-side forward-bias assisted erase is also proposed for the electron ejection. The proposed memory is experimentally demonstrated with the 65nm standard CMOS process without additional process or mask. 0.0288μm 2 size 8F 2 cell is achieved. Good sub-threshold characteristics indicate the future continuous scaling to the minimum feature size. The excellent reliability such as 100-times (P/E) endurance, 10-year data retention and high immunity to the read/program/erase disturb is also experimentally demonstrated. The proposed cell is the ideal candidate for the code-storage embedded NVMs in SoC and MCU. Fig. 15 Proposed erase. Erase is performed with a unit of a block. The erase inhibit is realized by floating the bit-lines of the unselected blocks. N-well is connected to P-well during erase. P-well current limiting circuit is added to limit excess forward diode current. Fig. 9 Measured S factor of erased and programmed states for 100 P/E cycles. 
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